Notice of References Cited	Application/Control No. 09/972,100	Applicant(s)/Patent Under Reexamination RANKIN, ANDREW	
	Examiner A. M. Thompson	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,526,562	02-2003	Haddad et al.	716/18
	B	US-6,470,482	10-2002	Rostoker et al.	716/6
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Piguet et al., Gate-Array and ASIC Standard Cell Libraries, Technology Leadership Data 200, HES Fribourg, pates 1-8, Octobe 2001.
	V	S. Zebardst et al., SP2V: Accelerating Post-Layout Spice Simulation Using Verilog Gate-Level Modeling. Canadian Conference on Electrical and Computer Engineering, Volume 1, pages 253-257, May 2001.
	W	M. Naum et al., Automatic Functional Model Validation Between Spice and Verilog, 30th Industry Applications Conference, pages 1076-1083, October 1995.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.